

# **CJC2100**

音频编解码 **SOC For UAC**









#### **1. overview**

CJC2100 is a Cortex-M0+ based MCU, designed for USB headphone appliances.

It integrates one 32-bit RISC CPU with 8KB SRAM, USB, UART, IIC, audio codec, GPIO, TIMER, WDT, PWM, SPI, IIS, SPDIF, PDM, SARADC, PLL, LDO etc.

CJC2100 can boot from external flash through SPI interface. After powered on, the program is read from external flash into internal SRAM for execution.

The CJC2100 can run up to 48MHz, and it is designed with special care to minimize the power consumption while allowing for the flexibility to reach for high performance. It includes the clock gating for individual IP, and CJC2100 can be further operated under different power-saving modes: Normal, Idle, Standby, Power-down, different mode have different clock and power strategy.

#### **1.1 Features**

- **Cortex-M0+ Like**
- **LDO**
- Built-in LDO for wide operating voltage range: 3.3V/1.8V
- **Memory**
- Support program memory up to 16KB
- RAM:8KB SRAM
- **In-system programming & In-Circuit programming by USB/UART**
- **Clock control**
- Programmable system clock source
- 12MHz internal RC-oscillator(1% accuracy at 25 ℃)
- Support external crystal oscillator
- 10KHz internal low-power RC-oscillator for watchdog and idle wake-up
- **USB Compliance**
- USB Spec.V2.0 high speed/full speed mode compatible
- USB Audio Class V1.0/V2.0 compatible
- USB Human Interface Device V1.1 compatible
- Support USB suspend/resume/reset function
- Support control, interrupt, bulk and isochronous data transfer
- **Audio codec**
- Default sample rate:192k/176.4k/96k/88.2k/48k/44.1k(192k/176.4k are available only in USB audio class V2.0/High-speed mode)
- Support bit length:16/24/32bit
- **I/O port**
- Up to 32 general purpose I/O(GPIO)
- **TIMER**
- 3 internal timers
- Internal or external clock source selection
- Interrupt can be issued upon overflow and time-up





● **Package: minimum SSOP 16pin for 2 dies package**



#### **1.2 System diagram**







### **2. PIN diagram**





### **3. PIN description**

#### **Table 1**





 $\sqrt{2}$ 



### **4. Function description**

#### **4.1 CJC2100 address map**

Figure 3 shows the address map of the practical peripherals.



Figure 3

CJC2100 address map



#### **4.2 BUS interface unit**

CJC2100 chip integrate 2 AHB bus and 1 APB (AMBA protocol compatible). CPU core operates as AHB master in one AHB bus, and DMA controller operates as AHB master on other AHB bus. One AHB2APB Bridge is used for peripherals configuration.(see Figure1).

#### **4.3 ROM**

CJC2100 integrate 1KB boot ROM . When ISP is available, CPU Boots from internal boot ROM, Receives program code from UART bus and Stores in external flash. If normal mode isenabled, CPU Boots from internal boot ROM, Fetch program code from external SPI flash and Stores in internal SRAM, then, re-mapping memory configuration, boots from internal SRAM.

#### **4.4 SRAM**

The embedded high-speed SRAM is designed for both program code and scratchpad RAM. CJC2100 integrates one 16KB SRAM as the system program memory, 8KB SRAM as the data memory.

#### **4.5 PLL and clock generation**

PLL module generates system and block level clock from the internal 12MHZ RC-oscillator or an external 12MHZ crystal. CJC2100 chip contains two clock domains: one issystem PLL clock source domain and another is Audio processor clock source domain. System PLL clock source domain includes CPU clock, AHB clock, APB clock based on the 12MHZ clock source; Audio processor clock source domain offer clock source for audio processor according to the audio sampling rate, if sampling rate is 8KHz, 16KHz, 32KHz, 48KHz and so on, the APU clock is 24.576MHZ and if sampling rate is 22KHZ, 44.1KHZ and so on, the APU clock is 22.5792MHZ. The APU PLL output can be configured via registers.

CJC2100 chip has one internal low-power oscillator to generate 10KHZ output. Figure 4 is CJC2100 clock diagram.



Figure 4 CJC2100 clock diagram





Table 2 shows system control register list (BaseAddr =  $0x4001_0000$ ).

#### **4.6 DMA**

DMA is designed to enhance the system performance and reduce the processor-interrupt generation. The system efficiency is improved by employing the high-speed data transfers between the system and the device.The DMA controller provides up to 16 configurable channels (Figure 5) for memory-to-memory, memory-to-peripheral, peripheral-to-peripheral, and peripheral-to-memory transfers with a shared buffer. Figure 4 shows the DMA controller module block diagram.

DMA consists of 5 main blocks: AHB master interfaces, AHB slave interface, FIFO buffer, and DMA core. AHB master interface transfer data between the system and the DMA FIFO, system can configure the DMA controller through AHB slave interface, FIFO buffer provides the buffer between the source and the destination, and DMA core is configurable up to an 16-channel DMA engine, both source and destination are on AHB Bus, Each channel can be assigned with a group priority level, and the same group priority is serviced in the round-robin fashion. Figure 6 shows signal interface of DMA controller module.



DMA controller uses the 4-group priority and the round-robin scheme to select which channel to serve. Arbitration is based on the priority level of the channels. If the channels have the same priority level, the arbitration will then be based on the round robin scheme. Each channel has a 2-bit priority value associated with it. A value of 3 indicates the highest priority level and a value of 0 indicates the lowest priority.



Figure 5 DMA controller module block diagram





DMA controller has one type work mode: hardware handshake mode.



**Hardware handshake mode**: when the channel wins the arbitration, the DMA controller will wait for the external DMA request to be asserted before starting the DMA transfer. Each time the DMA request is asserted, the controller transfers units equal to SRC\_BURST\_SIZE. When SRC\_BURST\_SIZE transfer is completed, the DMA controller asserts the acknowledge and then re-arbitrates among all DMA requests. After detecting the assertion of acknowledge, the external device should de-assert the DMA request to let the DMA controller de-assert acknowledge. After TOT\_SIZE transfers have been done, the DMA controller asserts TC[0] (bit 0 of Terminal Count Status Register (TC)), dma\_tc[0] and both dmaint\_tc and dmaint interrupts (if not masked).

During the transfer, if the source or destination slave returns an ERROR response, the DMA will set the ERR bit and terminate the DMA transfer at once.

During the transfer, if the software sets the abort bit, after finishing SRC\_BURST\_SIZE transfers or TOT\_SIZE transfers, the DMA controller will set the ABT bit and terminate the DMA transfer at once.

Figure 7 show the DMA hardware handshake mode protocol.



Figure 7 DMA hardware handshake mode protocol

Table 3 shows DMA control register list.





Table 4 shows the DMA channel selection.





Table 4 shows the DMA channel distribution, 14 channels DMA channel are used. UART\_TX and UART\_RX will occupy two dedicated DMA channel, ADC\_RX, DAC\_TX, IIS\_RX and IIS\_TX will occupy four dedicated DMA channel, USB will occupy eight dedicated DMA channel.

#### **4.7 Interrupt controller**

Interrupt controller module has NVIC mode to communicate with CPU. It supports 32 NVIC priority level interrupt inputs. Provides 0(max.)~7(min.) configurable priority levels for each NVIC interrupt input.



Figure 8 NVIC module block diagram

Figure 8 is NVIC module block diagram, it include AHB interface, control register, priority arbiter and vector encoder.



Figure 9 interrupt contrller module interface

Table 5 Summary of NVIC controller registers.







Table 6 show CJC2100 chip interrupt distribution.







Figure 10 show the interrupt REQ/ACK timing sequence diagram.



Figure 10 the interrupt REQ/ACK timing sequence diagram.

#### **4.8 GPIO**

GPIO controller is an AHB bus device communicates with CM0+ core. Each GPIO can be programmed as an input or output. It is used to input/output data from the system and device.

This GPIO can also be an interrupt input.



The GPIO provides up to 32 programmable I/O ports and each port can be independently programmed.





When GPIOIE enable, interrupt is open and low to high or high to low of GPIO can arose interrupt. Interrupt time has one hclk clock.

Figure 11 shows GPIO module block diagram.



Figure 11 GPIO module block diagram

#### **4.9 SARADC**

SARADC is accessible by CM0+ core via APB bus. This peripheral is used sampling the external sensor, voltage signal, transfer them to digital data by SARADC block, update the status register and interrupt signal, exchange data with CJC2100 processor.

The SARADC supports four external analog input signal come from sensor, mechanism key etc, the sample time is about 400HZ and sample sequence is one by one, the SARADC transfer result is store in internal register. After finishing one round, interrupt signal will generate, processor will respond this interrupt and enter into ISR.

SARADC module block diagram is shown as Figure 12, it include SARADC unit, decimation filter and ADC control unit. SARADC unit is a 3.3V power supply analog module, co-work with decimation filter to implement the analog-to-digital transfer. ADC control include module timing generation, register control, interrupt generation and APB bus wrapper. Figure 13 is SARADC module interface and table 8 show this module register list.





#### Table 8 SARADC module register list (BaseAddr = 0x4001\_1800).







#### **4.10 CODEC/IIS/SPDIF**

CJC2100 audio processor can be accessed via AHB bus or APB bus. CM0+ configures audio codec register by Ahb2apb Bridge and DAM translates data with codec.

CODEC receives data from IIS/SPDIF interface and DMA fifo data and sends to DAC module. ADC module disposes analogy data (3bit dsm data) and digital mic data(1bit PDM data) and sends digital data to IIS/SPDIF interface output and DMA fifo. Figure 14 shows the block diagram. IIS interface and SPDIF interface are Selected by configure FFMT register and they don't occur at one time.





Figure 14 APU block diagram

Table 9 lists this module interface pin.

<b>Signal Name</b>	Width	Dir	<b>Description</b>
AHB interface part			
hclk	$\mathbf{1}$	$\rm I$	
hreset n	$\mathbf{1}$	$\rm I$	
haddr	[31:0]	$\rm I$	
hburst	$[2:0]$	$\rm I$	
hlock	$\mathbf{1}$	$\rm I$	
hprot	$[3:0]$	$\bf I$	
hwdata	[31:0]	$\overline{I}$	
hsize	$[2:0]$	$\overline{I}$	AHB interface module
htrans	$[1:0]$	$\rm I$	
hsel	$\mathbf{1}$	$\bf I$	
hready_in	$\mathbf{1}$	$\rm I$	
hwrite	$\mathbf{1}$	$\rm I$	
hready_out	$\mathbf{1}$	$\overline{O}$	
hresp	$\mathbf{1}$	$\overline{O}$	
hrdata	[31:0]	$\overline{O}$	
APB interface part			
pclk	$\mathbf{1}$	$\rm I$	
paddr	[31:0]	$\rm I$	
psel	$\mathbf{1}$	$\bf I$	
penable	$\mathbf{1}$	$\rm I$	APB interface module
pwrite	$\mathbf{1}$	$\rm I$	
pwdata	[31:0]	$\rm I$	
prdata	[31:0]	$\mathcal O$	
codec_clk	$\mathbf{1}$	$\rm I$	主时钟输入
bclk_in	$\mathbf{1}$	$\rm I$	I2S 的位时钟输入





### Table10 list APU module register. (BaseAddr=0x4001\_0400)































#### **4.10.1 Digital microphone input**

Digital microphone mainly consists of a  $\Sigma$ - $\Delta$  ADC modulator and allows for the pulse density modulated (PDM) output of two microphones to be time multiplexed on a single data line using a single clock. Figure 15 shows the block diagram of digital microphone.



Figure15 digital microphone block diagram

Digital microphone has five pin, see Table 10.





#### Table 10 Pin function diagram

Digital microphone must a VDD power supply and external clock supply. The frequency of CLK ranges from 1.024MHz to 3.074MHz. When VDD and CLK are supplied, it's state from idle to work and output PDM data. Singleness Digital microphone output right channel data by select L/R select to GND, and it can output left channel data by select L/R SELECT to VDD. Figure 16 shows the timing diagram. DATA1 and DATA2 are singleness Digital microphone output. DATA is two digital microphone output.



Figure 16 The timing diagram of Digital microphone

#### **4.10.2 IIS interface**

The IIS interface supports ADCDAT output, DMA FIFO output, DMA FIFO input and DACDAT input. It supports several data format such as IIS, Left\_justified, DSP, Right\_justified, and it supports 16bit, 20bit, 24bit, 32bit word length. Figure17 to figure 20 show the timing sequence example for different format.



Figure 17 Left Justified Audio Interface (assuming n-bit word length)





Figure 18 I2S Justified Audio Interface (assuming n-bit word length)



Figure 19 Right Justified Audio Interface (assuming n-bit word length)



Figure 20 DSP Audio Interface (assuming n-bit word length)

#### **4.10.3 SPDIF interface**

The SPDIF is a point-to-point protocol for serial transmission of digital audio through a single transmission line. It provides two channels for audio data, a method for communicating control information and some error detection capabilities. The control information is transmitted as one bit per sample and accumulates in a block structure. The data isbi-phase encoded, which enables the receiver to extract a clock from the data. Coding violations, defined as preambles, are used to identify sample and block boundaries.

The SPDIF format is designed to transmit audio data. Each sample of audio data ispacketized into a 32-bit sub-frame (see Figure21) that includes additional information such as parity, validity, and user-definable bits. A frame is composed of two



sub-frames, a block consists of 192 frames (see Figure 22). The first sub-frame normally starts with preamble X. However the preamble changes to preamble Z once every 192 frmaes. This defines the block structure used to organize the channel status information. The second sub-frame always starts with preamble Y. Figure 23 shows preamble X, preamble Y and preamble Z.







#### Figure 22 SPDIF block structure



### Preambles Configuration Figure

Figure 23 Preamble configuration

The preamble X, Y, Z is not the same with the data encode. The data is bi-phase encode (see Figure 24). Coding violation, defined as preambles, are used to identify sample and block boundaries.







#### **4.11 IIC**

IIC bus interface controller is an APB device, it allows the host processor to serve as a master or slave in the IIC bus. Data are transmitted to and received from the IIC bus via a buffered interface.

It Supports the stand and fast modes by programming the clock division register, Supports the 7-bit, 10-bit, and general-call addressing modes. Ithas glitch suppression capability through the debounce circuit. The salve address is Programmable, It supports the master-transmit, master-receive, slave-transmit, and slave-receive modes, and supports the multi-master mode also. Figure 25 shows the IIC controller module block diagram, figure 26 shows this module interface and table 12 lists this module configuration register.



Figure 25 IIC controller module block diagram

This module includes register files, control logic, SCLout generator, and debounce circuit.



The register files, which contain the control register, slave address register, clock divider, status, data, setup/hold time, and glitch suppression, bus monitor registers, maximum timeout register, minimum timeout register, master extend time register, and slave extend time register are read/write, or read-only, or read/clear from the host processor throughout APB bus protocol. The control logic, which detects the SCLin and SDAin in the I2C bus, decides the status on the bus.

The SCLout generator accepts the APB bus clock (PCLK) and divides its value in the clock division register, and multiplies 2 to

generate the SCLout on the I2C bus.<br>The debounce circuit is used as the glitch suppression logic. Glitches are suppressed according to GSR\* internal bus clock period, where GSR is bit 10 ~ bit 12 of register TGSR at offset 0x14.



Figure 26 IIC controller module interface diagram



Table11 IIC controller module register list (BaseAddr=0x4001\_1c00)

#### **4.12 UART**

UART links two bus. CM0+ configures UART register and transfers data with UART, DAM translates data with UART.



The system assigns two dedicated DMA channel to the UART\_TX and UART\_RX data transfer. UART have a programmable interrupt to the system.<br>UART controller is a serial communication element that implements the most common infrared communication protocols. It

also support IRDA1.3 SIR protocol which is used in household electrical device IR transmitter and receiver (38KHZ).

UART support two work mode: UART mode , SIR mode.

The UART mode is default enabled after power up or system reset. This mode uses a wired interface for serial communication with a remote device or a modem. It can operate in a full-duplex mode, data transmission and reception can take place simultaneously. It works as a regular serial asynchronous communication controller that converts the parallel data received from the CPU or the DMA controller into serial data. It also converts the serial data received on the serial input terminal into parallel data. The format of the serial data stream is shown in figure 27. A data character contains 5 to 8 data bits. It is preceded by a start bit and is followed by an optional parity bit and a stop bit. Data is transferred in little-endian order (Least significant bit first). The clock for both transmit and receive channels is provided by an internal baud generator that divides the pre-scaled clock by any divisor value from 1 to 216 - 1. The output clock frequency of the baud generator must be programmed to be sixteen times the baud rate value. The baud generator input clock is derived from io\_irda\_uclk clock through a programmable prescaler. Both the communications format and baud rate must be programmed properly before operation.





**SIR (serial IR) mode** supports bi-directional data communication with a remote device using the infrared radiation as the transmission medium. IrDA 1.3 SIR allows serial communication at baud rates of up to 115.2 kbps. The format of the serial data is similar to the UART data format. Each data word is sent serially beginning with a zero value start bit, followed by 8 data bits, and ending with one stop bit with a binary value of one. Sending a single infrared pulse s sending any pulse. The width of each pulse can be either 1.6 μs or3/16 of a single bit time.(1.6 μs equals 3/16 of a bit time at 115.2 kbps). This way, each word begins with a pulse for the start bit.The device operation in the IrDA SIR mode is similar to the operation in UART mode. The main differences are that, those data transfer operations are normally **performed in half-duplex fashion.**

Each data byte starts with a start bit (0), 1 byte of data, and then endswith at least a stop bit (1). Each serial data bit is encoded before transmission and decoded after reception. A 1 is decoded with no IR pulse and a 0 is decoded by sending 3/16ths of one



bit time IR pulse. Similarly, the received serial pulse is decoded as a 0 and the absence of an IR pulse is decoded as a 1, Please refer to Figure 28.



#### Figure 28 SIR encoding

Table 12 Uart module register list (BaseAddr=0x4001\_0c00)



#### **4.13 PWM**

CJC2100 integrates one channel PWM as APB device. The PWM output signals are based on the pwm\_clk pin and must be a minimum of 2 clock cycles wide. Various configurations can be programmed to adjust the period and the waveform of the output signals. Figure 29 shows the block diagram of PWM.





Figure 29 Block diagram of PWM

Table 13 PWM module register list (Baseaddr = 0x4001\_1400)

Addr	Type	Name	Bit	Description	Default
0x00	R/W	<b>CTRL</b>	[31:6]	Reserved	0x0
			$[5:0]$	<b>PRESCALE</b>	
				Determines the frequency of the PWM module clock	
				PSCLK $PWM = pwm \, clk/(CTRL+1)$	
0x04	R/W	<b>DUTY</b>	[31:11]	Reserved	0x0
			$[10]$	<b>FDCYCLE</b>	
				PWM full duty cycle	
				0=PWM OUT0 duty cycle is determined by DCYCLE	
				field	
				1=PWM OUT0 is set high and does not toggle	
			[9:0]	<b>DCYCLE</b>	
				PWM duty cycle	
				Duty cycle of PWM OUT.	
0x08	R/W	<b>PERVAL</b>	[31:10]	Reserved	0x0
			$[9:0]$	<b>PERVAL</b>	
				PWM period control	
				The number of PSCLK PWM cycle that comprise one	
				PWM OUT cycle.	

Figure 30 shows the timing diagram of PWM.







#### **4.14 TIMER**

Timer module is an APB device, it provides three independent sets of 32-bit sub-timers, and the first sub-timer is the default<br>sub-timer. Each sub-timer can use either internal system clock (PCLK) or external clock (EXTCLK counting. Two match registers are provided for each sub-timer. Whenever the value of the match registers equals to any one of the sub-timers, the timer interrupt is triggered immediately. The issuance of the timer interrupt can be decided by the register setting when an overflow occurs. CJC2100 assigns 3 interrupt for timer.

Figure 31 is timer module block diagram. It is composed of a timer register, a timer counter, an overflow detector, and a match comparator.

The timer register block includes a counter register, two match registers, an autoload register, and a control register. The timer counter block can be configured to either decrease or increase. When the counter register is reset, its value is set to the value of the register TmLoad. The counter register will then hold the TmLoad value until the timer is enabled. Once the timer is enabled, the value of the counter register will be increased (Decreased if  $Tm(1 \sim 3)$ UpDown is set to count down) by PCLK or EXTCLK. The programmer can read or write the counter register at any time.

Whether the TmOFEnable bit in the TmCR register is enabled or disabled, the value of the TmLoad register will be automatically copied into the counter register when the counter overflows. The programmer can use TmLoad to set the period between two counter overflows and use TmOFEnable to determine whether or not tm\_intr is triggered when the counter overflows. The signal tm\_intr will be triggered when the TmEnable bit is set and the value of the counter register equals the value in the TmMatch1 or TmMatch2 register. The tm\_intr signal will be triggered alternatively where the counter overflows and when the TmEnable and TmOFEnable bits in TmCR are set.





Figure 31 timer module block diagram





Figure 32 timer module interface diagram



#### Table 14 Timer register list (BaseAddr = 0x4001\_3000)



#### **4.15 Watchdog**

Watchdog module is an APB bus device. It is used to prevent the system from the infinite loop if the software gets trapped in the deadlock. In the normal operation, the user restarts the WDT at the regular intervals before the counter counts down to 0. If the counter does reach 0, the WDT generates one or a combination of the signals, system reset, system interrupt, or external interrupt to reset the system, interrupt the system, or interrupt an external device correspondingly.





Figure 33 watchdog module block diagram

Figure 33 shows the watchdog module block diagram, The APB interface can receive the signals from APB bus. When reset, the WDT registers can reset the values. After the programmer turns on the enable bit of the WDT in the WatchDog timer control register, the WDT counter starts to reduce the counting. If the Watch Dog timer reaches 0, the wd\_rst, wd\_intr, or wd\_ext signal is triggered. As long as the signal is set in the WdInstlen register, the assertion of this signal depends on the WdRst, WdIntr, WdExt bits in the WatchDog timer control register, the signal will keep asserted for a period of time. The WdStatus is used to check if the counter reaches 0 or not. The programmer can clear the WdStatus bit by writing a 1 to the WdClear bit.<br>To prevent the unexpected reset, the programmer needs to write 0x5AB9 to the WdRestart register as the pas

the down counting function. If the WdRestart register equals 0x5AB9, the value of the WdLoad register will be loaded into the counter of the WatchDog timer. The default reset value of the WdRestart register is 0, and the WdRestart register will automatically return to 0 after each write. The default value of the WdLoad register is set to 0x3EF1480. The programmer can

write this register to customize the operation of the WatchDog timer reset.<br>Figure 34 shows the watchdog module interface and table 16 shows this module register list.





Figure 34 watchdog module interface diagram

Table 15 Watchdog module register list (BaseAddr = 0x4001\_4800)





CJC2100 integrates 2 SPI interfaces. SPI is a kind of synchronous serial port interface that allows the host processor to serve as a master or a slave. It can connect to various devices by using serial protocol. It supports several kind of synchronous serial port such as the Synchronous Serial Port (SSP) from Texas Instruments, the Serial Peripheral Interface (SPI) from Motorola, MICROWIRE from National Semiconductor, I2S from Philips, AC-link from Intel, and SPDIF. And the serial data formats may range from 4 bits to 32 bits in length.





Figure 35 is SPI module block diagram and figure 36 is SPI module interface. The module includes AHB wrapper, register



block, interrupt generation control, clock generator and transmit/receive control block.

The register block accepts the register read/write from the AHB interface. This register block also provides the property information to other blocks of the SSP controller.

The interrupt generation block collects the information (FIFO full/empty, transmit/receive busy, etc.) from the transmit/receive control block and provides the value to the register block. If the interrupt conditions match, the signal ssp\_intr will be asserted.<br>The clock generation block generates a serial clock for the communication. The format of

control register 0. Generally, the clock will not start if the SSP controller is not enabled. Once the SSP controller is enabled and the clock running condition is matched (For example, when TI's SSP is specified and the transmit FIFO is not empty, or when I2S is specified), the serial clock will start running. The operating frequency of the serial clock depends on the setting of the SCLKDIV register. This block also gives the serial clock and the frame/sync. Information to the data transmit/receive control block.

The main function of transmit/receive control module is to perform the parallel-to-serial transmission or handle the serial-to-parallel reception from the external devices. If the **master mode** isspecified and the transmit FIFO is not empty, the data in the transmit FIFO will be read and shifted out via the txd r pin. If a whole word is completely shifted out and the transmit FIFO still contains valid data, the next data will be read and shifted out.The received data can be shifted in via the rxd pin. Once the reception is complete, the received word will be written into the receive FIFO, and the receive control logic will continue to receive the next word. If the half-duplex protocol is specified, the receive control logic will not start until the transmission has been completed.If the **slave mode** isspecified, the SSP controllerwill start to transmit/receive data when frame/sync. is activated. The transmission or reception will continue until the SSP controller is disabled or the frame/sync. is deactivated. If the half-duplex protocol is specified, the transmit control logic will not start until the reception has been completed. The transmission and reception can be activated simultaneously when the full-duplex protocol is specified.

SPI module interface inlcude AHB bus interface, SPI external interface, TX/RX FIFO signal and interrupt signal.

Table 16 SPI module register list (BaseAddr =  $0x1000$  0000)





#### **4.17 USB controller**

USB controller is an AHB device, the main function is to implement the data transfer between CJC2100 system and external USB master device or USB slave device.

USB controller module support USB OTG, it can work as a host to access the external USB device, it also can work as USB device being accessed by external USB master such as PC.

USB controller is compliant with USB specification revision 2.0, it is Compliant with On-The-Go supplement to USB 2.0 specification revision 1.0,it Supports UTMI+ level 2 compliant transceiver and compliant with EHCI(Enhanced Host Controller Interface Specification for USB) 1.0,it support OTG SRP(OTG Session Request Protocol) and HNP(OTG Host Negotiation Protocol) .it Supports point-to-point communications with one HS/FS/LS device, endpoint in this module is can be hardware configured as HS/FS device. Both host and device support isochronous, interrupt, control, bulk transfers. it support DMA access to internal FIFO, and support suspend mode, remote wake-up and resume.

USB controller is mainly composed of a UTM synchronization, packet encode/decode, RAM controller endpoint control and CPU interface, as shown in Figure 37. From the top, the ATFOTG200 system bus can be a PVCI bus or an AHB bus, the actual implementation is dependent on the system platform. Basically, the DMA controller is a bus master on a system bus that conveys data between the shared system memory to or from the ATFOTG200. The microprocessor interface controller is a bus slave on the system bus that provides the interface for the microprocessor to access the configuration register files of the ATFOTG200. The host controller, device controller, and OTG controller; each has its corresponding register files.

The system bus and USB are running in different clock frequencies. Because of this, the synchronization block provides a synchronizing mechanism for these 2 clock domains. The acceptable system bus frequencies of the ATFOTG200 are in the range from 15 MHz to 133 MHz. The USB clock frequency must be 30 MHz with a 16-bit interface as defined in the UTMI specification.



For the host controller, being compatible with EHCI means the USB 2.0 uses the same skeleton as the EHCI, but without the additional USB 1.1 controller for FS/LS. Instead, the USB 1.1 controller is integrated into the host controller of the USB 2.0 EHCI. Thus, for HS, FS, and LS, the same EHCI interface host controller is used. The device controller is a HS and FS USB 2.0 device with a built-in DMA controller to provide the intellectual properties. Each endpoint, except the endpoint 0, can be programmed as an endpoint for the isochronous, interrupt, or bulk transfer. Additionally, the OTG bus monitor controller provides a dual-role capability for dynamic switching between the host and device. It supports 2 OTG protocols, the Session Request Protocol (SRP) and Host Negotiation Protocol (HNP). It also controls the power management and speed emulation for the host and device.

The FIFO controller and PIE are both used by the host and device. The otg\_cur\_role (Current role is decided by the OTG controller) pin decides which one can take control of them. The FIFO size is a 2 kB SRAM that is divided into 4 512-byte blocks and can provide the ping-pong mechanism when acting as a device. There isalso a small 64-bit SRAM dedicated to the endpoint 0 device for the control transfers. The PIE operates in the 16-bit parallel data streams with a UTMI+ interface and runs on a 30 MHz clock provided by the transceiver. The major function as a host is to generate the tokens and data packets. The major function as a device isto decode the tokens and data packets. The host results are delivered to the device and the device results are delivered to the host.



Figure 37 USB controller module block diagram

The following part will describe each block function more detailed.

#### **UTM Synchronization**

The role of the UTM synchronization block is to resynchronize between the transceiver macrocell 30/60MHz clock domain and the dual role controller's system clock CLK, which drives the remainder of the core up to and including the CPU interface. This allows the rest of the USB driver controller to run at the CPU bus speed without requiring any further synchronization. The block also performs High-speed detection handshaking and handles HNP and SRP in point-to-point communications with another USB OTG device.

Where the core has been configured for an 8-bit(60MHz) transceiver, the block first converts the data to 16-bit – allowing the



core to be driven by a system clock running at a little over 30MHz. (You might expect that the core could be run from a similar clock when used with a 16-bit(30MHz) transceiver but in practice over 48MHz is necessary to guarantee the required bus turnaround times with a 16-bit transceiver.

#### **Packet Encoding/Decoding**

The Packet Encode/Decode block generates headers for packets to be transmitted and decodes the headers on received packets. It also generates the CRC for packets to be transmitted and checks the CRC on received packets.

#### **Endpoint Controllers**

Two controller state machines are used: one for control transfers over Endpoint 0, and one for Bulk/Interrupt/Isochronous transactions over Endpoints 1 to 15.

#### **Data BUS Interface**

The Data bus Interface allows access to the control/status registers and the FIFOs for each endpoint. It also generates interrupts to the CPU when packets are successfully transmitted or received, and when the core enters Suspend mode or resumes from Suspend mode.

The interface provided by the USB driver controller is a 32-bit synchronous interface that follows the design specified for interfaces to an AMBA AHB bus. Interface to other bus standards may be achieved through the addition of an appropriate wrapper to the core.

#### **RAM controller**

The RAM controller provides an interface to a single block of synchronous single-port RAM, which is used to buffer packets between the CPU and USB. It takes the FIFO pointers from the endpoint controllers, converts them to address pointers within the RAM block and generates the RAM access control signals.

#### **DMA Controller**

If required, the USB driver controller may include a multi-channel DMA controller for efficient loading/unloading of the endpoint FIFOs. This DMA controller is configurable for up to 8 channels.The DMA controller has its own block of control registers and its own interrupt controller. It supports two DMA modes, referred to as DMA modes 0 and 1 and it can handle packet sizes up to 8k.

When operating in DMA Mode 0, the DMA controller can be only programmed to load/unload one packet, so processor intervention is required for each packet transferred over the USB. This mode can be used with any endpoint, whether it uses Control, Bulk, Isochronous, or Interrupt transactions.

When operating in DMA Mode 1, the DMA controller can be programmed to load/unload a complete bulk transfer (which can be many packets). Once set up, the DMA controller will load/unload all packets of the transfer, interrupting the processor only when the transfer has completed. DMA Mode 1 can only be used with endpoints that use Bulk transactions.

Each channel can be independently programmed for operating mode.

The USB driver controller core has a maximum of 438 external signals (see Figure 38), 182 inputs and 256 outputs.







The USB driver controller register map is split into the following sections (BaseAddr=0x4000\_2000):

**Common USB registers** (00h–0Fh) – These registers provide control and status for the complete core.

**Indexed Endpoint Control/Status registers** (10h–1Fh) – These registers provide controland status for the endpoints. The registers mapped into this section depend on whether the core is in Peripheral mode (DevCtl.D2=0) or in Host mode (DevCtl.D2=1) and on the value of the Index register.

**FIFOs** (20h–5Fh) – This address range provides access to the endpoint FIFOs.

**Additional Control and Configuration registers** (60h–7Fh) – These registers provide additional device status and control.

**Non-Indexed Endpoint Control/Status registers** (100h and above) – The registers available at 10h–1Fh, accessible independently of the setting of the Index register. 100h–10Fh EP0 registers; 110h–11Fh EP1 registers; 120h–12Fh EP2; and so



on.

**DMA Control Registers** (200h and above) – These registers only appear if the design is synthesized to include optional DMA controller.

**RqPktCount Registers** (302h – 31Eh) – These registers are used in Host mode in conjunction with AutoReq.

**Note:** Any further registers associated with any bridge provided for use with the USB driver controller core or any changes to the following registers that result from using this bridge will be described in the separate specification for the bridge included in the **musbhdrc/docs** directory.

Figure 39 shows USB memory map.



Figure 39 USB memory map

Table 17 USB register list(BaseAddr=0x4000\_2000)

USB driver controller REGISTER MAP: Common USB registers						
<b>ADDR</b>	<b>NAME</b>	<b>TYPE</b>	<b>DESCRIPTION</b>	<b>DEFAULT</b>		
00	FAddr		Function address register			
01	Power		Power management register			
02,03	<b>IntrTx</b>		Interrupt register for endpoint 0 plus Tx Endpoints 1 to 15			
04,05	IntrRx		Interrupt register for Rx Endpoints 1 to 15			













#### **4.18 POR**

Power on reset module is a system asynchronous reset signal generation module, it detect the power status and generate the reset signal when power is supply. Figure 40 is CJC2100 power on reset circuit block diagram and figure 41 is the POR signal timing sequence.

#### **TBD**

Figure 40 CJC2100 POR circuit block diagram

**TBD**

Figure 41 CJC2100 POR timing

#### **4.19 Power control unit**

#### **4.19.1 Power supply**

Figure 42 is the CJC2100 chip power pad and power supply diagram. The power supply include three part: 3.3V supply for CJC2100 analog circuit,3.3V power supply for I/O and 1.8V power pad from internal LDO. 3.3V power supply for analog circuit have 3 pairs power/ground pin, one pair is for USB PHY, another is for PLL which need stable and "clear" power supply to improve jitter and accurate performance, the other is for other analog module in CJC2100 chip such as LDO, APU, SARADC, LVR controller analog circuit. 3.3V power supply for I/O includes 1 pairs. CJC2100 have a internal LDO, which transfer 3.3V power to 1.8V power, LDO output power supply for CJC2100 digital logic and USB PHY digital logic also, a 1.8V pin is output to connect capacitor for decoupling.





Figure 42 CJC2100 power supply diagram

CJC2100 has a programmable 3 threshold levels by configurated registers. The threshold levels have 3.8V, 2.7V and 2.0V (see Table 19).

#### **4.19.2 LVR**

CJC2100 has a low voltage reset generation circuit(LVR). The main circuit of LVR is comparator, it comparator the supply voltage with the configured threshold. If the supply is lower than the threshold, reset will be generated and send to all others module, then CJC2100 will enter into reset state.

#### **4.19.3 Register control**



